



INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Attorney Docket Number	245-66956-01
Application Number	10/683,575
Filing Date	October 9, 2003
First Named Inventor	Ozis
Art Unit	2123 2128
Examiner Name	Frejd

Examiner's Initials*	Cite No. (optional)	OTHER DOCUMENTS
RF		Blalack et al., "Experimental Results and Modeling of Noise Coupling in a Lightly Doped Substrate," <i>IEEE IEDM 96</i> , pp. 623-626 (1996).
		Blalack, "Switching Noise in Mixed-Signal Integrated Circuits," Department of Electrical Engineering, Stanford University, 3 pp. from http://cis.stanford.edu/icl/wooley-grp/tallis/tallis.html (accessed on February 18, 2004).
		Blalack et al., "The Effects of Switching Noise on an Oversampling A/D Converter," <i>1995 IEEE International Solid-State Circuits Conference</i> , pp. 200-201, 367 (1995).
		Charbon et al., "Substrate Optimization Based on Semi-Analytical Techniques," <i>IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems</i> , Vol. 18, No. 2, pp. 172-190 (February 1999).
		Costa et al., "Efficient Techniques for Accurate Modeling and Simulation of Substrate Coupling in Mixed-Signal IC's," <i>IEEE Trans. Computer-Aided Design</i> , Vol. 18, No. 5, pp. 597-607 (May 1999).
		Gharpurey et al., "Modeling and Analysis of Substrate Coupling in Integrated Circuits," <i>IEEE 1995 Custom Integrated Circuits Conference</i> , pp. 125-128 (1995).
		Gharpurey et al., "Modeling and Analysis of Substrate Coupling in Integrated Circuits," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 31, No. 3, pp. 344-353 (March 1996).
		Hewlett Packard, "S-Parameter Techniques for Faster, More Accurate Network Design," Test & Measurement Application Note 95-1 (1997).
		Joardar, "A Simple Approach to Modeling Cross-Talk in Integrated Circuits," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 29, No. 10, pp. 1212-1219 (October 1994).
		Johnson et al., "Chip Substrate Resistance Modeling Technique for Integrated Circuit Design," <i>IEEE Transactions on Computer-Aided Design</i> , Vol. CAD-3, No. 2, pp. 126-134 (April 1984).
		Kwan et al., "Simulation and Analysis of Substrate Coupling in Realistically-Large Mixed-A/D Circuits," <i>IEEE Symposium on VLSI Circuits Digest of Technical Papers</i> , pp. 184-185 (1996).
↓		Merrill et al., "Effect of Substrate Material on Crosstalk in Mixed Analog/Digital Integrated Circuits," <i>IEEE IEDM 94</i> , pp. 433-436 (1994).
RF		Mitra et al., "A Methodology for Rapid Estimation of Substrate-Coupled Switching Noise," <i>IEEE 1995 Custom Integrated Circuits Conference</i> , pp. 129-132 (1995).

EXAMINER
SIGNATURE:DATE
CONSIDERED:

* Examiner: Initial if reference considered, whether or not in conformance with MPEP 609. Draw line through cite if not in conformance and not considered. Include copy of this form with next communication to applicant.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Attorney Docket Number	245-66956-01
		Application Number	10/683,575
		Filing Date	October 9, 2003
		First Named Inventor	Ozis
		Art Unit	2123 2128
		Examiner Name	Frejd
Examiner's Initials*	Cite No. (optional)	OTHER DOCUMENTS	
RF		Öziş, Dicle "An Efficient Modeling Approach for Substrate Noise Coupling Analysis with Multiple Contacts in Heavily Doped CMOS Processes," Masters Thesis, Oregon State University, OR, 93 pp. (2002).	
		Öziş, et al., "A Comprehensive Geometry-Dependent Macromodel for Substrate Noise Coupling in Heavily Doped CMOS Processes," <i>IEEE 2002 Custom Integrated Circuits Conference</i> , pp. 497-500 (2002).	
		Öziş, et al., "An Efficient Modeling Approach for Substrate Noise Coupling Analysis," <i>IEEE ISAS</i> , pp. 237-240 (May 2002).	
		Pfost et al., "Modeling Substrate Effects in the Design of High-Speed Si-Bipolar IC's," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 31, No. 10, pp. 1493-1501 (October 1996).	
		Pun et al., "Experimental Results and Simulation of Substrate Noise Coupling via Planar Spiral Inductor in RF ICs," <i>IEEE IEDM 97</i> , pp. 325-328 (1997).	
		Raskin et al., "Coupling Effects in High-Resistivity Simox Substrates for VHF and Microwave Applications," <i>Proceedings 1995 IEEE International SOI Conference</i> , pp. 62-63 (October 1995).	
		Raskin et al., "Substrate Crosstalk Reduction Using SOI Technology," <i>IEEE Transactions on Electron Devices</i> , Vol. 44, No. 12, pp. 2252-2261 (December 1997).	
		Sadate, "A Substrate Noise Coupling Model for Lightly Doped CMOS Processes," Masters Thesis, Oregon State University, OR, 56 pp. (2001).	
		Samavedam et al., "A Scalable Substrate Noise Coupling Model for Mixed-Signal ICs," <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , pp. 128-131 (1999).	
		Silveira et al., "Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances Associated with 3-D Interconnect Structures," <i>IEEE/ACM Proc. DAC</i> , pp. 376-380 (June 1995).	
		Smedes et al., "Boundary Element Methods for 3D Capacitance and Substrate Resistance Calculations in Inhomogeneous Media in a VLSI Layout Verification Package," <i>Advances in Engineering Software</i> , Vol. 20, No. 1, pp. 19-27 (1994).	
↓		Smedes et al., "Layout Extraction of 3D Models for Interconnect and Substrate Parasitics," <i>ESSDERC '95 25th European Solid State Device Research Conference</i> , 4 pp. (September 1995).	
RF		Stanisic et al., "Addressing Substrate Coupling in Mixed-Mode IC's: Simulation and Power Distribution Synthesis," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 29, No. 3, pp. 226-238 (March 1994).	

EXAMINER SIGNATURE:	DATE CONSIDERED:
* Examiner: Initial if reference considered, whether or not in conformance with MPEP 609. Draw line through cite if not in conformance and not considered. Include copy of this form with next communication to applicant.	

INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Attorney Docket Number	245-66956-01
		Application Number	10/683,575
		Filing Date	October 9, 2003
		First Named Inventor	Ozis
		Art Unit	2123 2128
		Examiner Name	Frejd
Examiner's Initials*	Cite No. (optional)	OTHER DOCUMENTS	
RF		Su et al., "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 28, No. 4, pp. 420-430 (April 1993).	
		van Genderen et al., "Modeling Substrate Coupling Effects using a Layout-to-Circuit Extraction Program," <i>Proceedings of the ProRISC Workshop on Circuits, Systems, and Signal Processing</i> , pp. 173-178 (1997).	
		Verghese et al., "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 33, No. 3, pp. 314-323 (March 1998).	
		Verghese et al., "Fast Parasitic Extraction for Substrate Coupling in Mixed-Signal ICs," <i>IEEE 1995 Custom Integrated Circuits Conference</i> , pp. 121-124 (1995).	
		Verghese et al., "Verification Techniques for Substrate Coupling and Their Application to Mixed-Signal IC Design," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 31, No. 3, pp. 354-365 (March 1996).	
↓		Viviani et al., "Extended Study of Crosstalk in SOI-SIMOX Substrates," <i>IEEE IEDM 95</i> , pp. 713-716 (1995).	
RF		Wemple et al., "Mixed-Signal Switching Noise Analysis Using Voronoi-Tessellated Substrate Macromodels," <i>32nd Design Automation Conference</i> , 6 pp. (1995).	

EXAMINER SIGNATURE:	/Russell Frejd/	DATE CONSIDERED:	05/23/2006
<p>* Examiner: Initial if reference considered, whether or not in conformance with MPEP 609. Draw line through cite if not in conformance and not considered. Include copy of this form with next communication to applicant.</p>			